

MULTIPLEXER CHANNEL

BASIC BUFFER CONTROL WORD



LT BUFFER CONTROL WORD



END OF BUFFER SEGMENT

STATUS BYTE

Bit	0	1	2	3	4	5	6	7
Detail	Att.	Stat. Mod.	Cont. Unit End	Busy	Chan. End	Dev. End	Unit Chk.	Unit Except.

CHANNEL ERROR STATUS

Mem. Loc.	Bit Pos.	Signal Function	Mem. Loc.	Bit Pos.	Signal Function
0010	0	Interface Error	001E	0	Status In
	1	Device Address Parity Error		1	Service Out
	2	Bus in Parity Error	1	2	Service In
	3	Address Out	1.	3	TIME OUT REQUEST
	4	Select Out	l	4	Suppress Out
	5	Operational In	l	5	Select In
	6	Address In	1	6	Terminate/KØ FF
	7	Command Out		7	Input Direction/K1 FF
		<u> </u>	001F	0-7	Device Address Register

MULTIPLEXER CHANNEL COMMANDS

Function		XF Code Bits							
Function	Р	0	1	2	3	4	5	6	7
Test	Р	X	X	X	X	0	0	0	0
Sense	P	Γ.		_		L٥	1	0	0
Write	P	İ	_					١o	1
Read	P	İ	-		MAN All	-		1	0
Control	P	1	٠				ا ـ ـ	1	1
Read Backword	P	L		_		Γī	1	0	0
Reserved for Chan. Cont.	P	X	X	X	X	1	0	0	0

FIRST SENSE BYTE

Bit	Indication
P	Parity (Odd)
0	Command Reject
1	Intervention Required
2	Bus Out Parity
3	Equipment Check
4	Data Check
5	Data Late
6	Undefined
7	Undefined

X = Veriable to Control Units

P : Parity Bit (Odd)

device က Hardware is peripheral status magnetic tape, or 9 for Allocated to main program FORMAT Specification down Allocated to system when COS, PHYSICAL UNIT TABLE - Unallocated :dn |-0 0 9 S 000 110 က 0 Number Ы 0 - Communications Device Serial Read/Punch Row Read/Punch 9 1004 Reader 1004 Printer Paper Tape - 1004 Punch 4 Printer 0 -8410က -1001Ŕ 80 90 60 01 02 03 9 05 07 \circ \succ \circ \vdash \square \succeq DSШ

address 9

ß

SPERRY RAND

LINIVAC

the device's input channel address. the device's output channel address.

For communication devices, For communication devices,

9200 9200 II 9300 9300 II

S.YSTEMS

CARD

PROC. PSC

C C A X X X X 0 0 0 0 0 0 0 0 0

BYTE 3,4

I/O PSC C C A X X X X X

CC = Condition Code
A = ASCII Control Code

A=1 = ASCII A=0 = EBCDIC

E	
function	Ī
performed o	L
as specified	

W250

Interrupt Ponding	Punch Chk Err. Date Par. or Cont. Par. Err. Photocall Chk Err. Interrupt Panding Happer Empty or Stkr Full	Overload Data Per. or Cont. Per. Err. Ber Switch in Err Interrupt Pending Form Overflew Paper Lee
Misfeed, Not Ready, Hopper Empty or Stecker Full		Paper Runeway
Stkr Jam, Cont. Par. Err., or Photocell Chk Err.	Sthr Jam, Inth, Punch Entry, or Exit Chk Error	Absormal or Not Reedy
Card Reader (DA=1)	Card Punch or Read Punch (DA=2)	Printer (DA=3)
ication*	I/O Device/Status Indication	I/0 D

I/O STATUS BYTE

START I/O TEST I/O OP CODE (A5) XXXX = Subchannel Address
YYY = Device Number OP CODE (A4) DEVICE ADRS STATU

10000 | XXXX | NOT SHARED

1 XXX | XYYY | SHARED DEVICE ADRS STATUS STORE ADRS XF CODE

³30 and 31 ⇒ Space; 31 only ⇒ Print and Space - BYTE 1-I/O INSTRUCTION FORMAT -8YTE 2--87TE 3--BYTE 4-

P 24 25 Instruction Bit/Function 26 27 Inh. 28 Se st • Bow I 29

Recd

Punch

8

4

Read/Punch Card Reader

48 Char, bar Numeric (24=1)

INTERNAL I/O COMMANDS

I/O Device

	PRO	GRA	PROGRAM STATE CONTROL	TEC	TNO	ROL	•	
٦	Load Action*	eles d	PSC Selection	Next Instr. Control *	Instr.			Alter/Display Action*
7.5	Action	Instr. Bit	0Sd	Instr. Bit	Control	Instr. Bit		Action
٠		10		11	796	12	13	
0	None	0	Proc.	0	Proc.	-	0	Restrict
_	Fullword	-	0/1	-	0/1	0	-	Remove
0	ASCII Off							Restriction
-	ASCII On							
S P	ad State Instruction only	۲						

PROGRAM ADDRESS PROGRAM ADDRESS

HEXADECIMAL VALUES

HEX		VALUE	BY DIGIT	POSITION	
DIGIT	4	`3	2	1	0
0	0	0	0	0	0
1	65,536	4096	256	16	1
2	131,072	8192	512	32	2
3	196,608	12,288	768	48	3
4	262,144	16,384	1024	64	4
5	327,780	20,480	1280	80	5
6	393,316	24,576	1536	96	6
7	458,752	28,672	1792	112	7
8	524,388	32,768	2048	128	8
9	589,824	36,864	2304	144	9
Α	655,360	40,960	2560	160	10
В	720,896	45,056	2816	176	11
С	786,432	49,152	3072	192	12
D	851,968	53,248	3328	208	13
E	917,404	57,344	3584	224	14
F	983,040	61,440	3840	240	15

MEMORY LAYOUT

			PRI	VIL	EGE	D M	EMORY	(PROC)						PRIVILE	GED MEN	ORY (/0)		
0			4		6				c	þ	١	F	10			16			10	1E 1F
PR	0C. P	sc	RAD	A.D.I			MIR						170	O PSC	V //////	1		V/////	//// сн	AN. ERR.
FAS //		FAP	MAU	UKL	FAF	FAL	FAD1	FAD2	WS	W53	WS4	W51	FAS SI	RC FAP	V ///////	<u> </u>	IIR	<i>\\\\\\</i>		
20	22		24	١	26		28	2A	20		2E		30	32	34	36	38	3A	3C	3E
			PR	0 0	ESS	0 R	REGI	STER	s						E	XECUTI	E RE	SISTER	S	
8	Т	9	10 (A)	11 (B)	12 (C)	13(D)	14	(E)	15 (F)	8	9	10(A)	11(B)	12(C)	13(D)	14(E)	15(F

I/O BUFFER CONTROL WORDS |4C 58 44 48 50 5C 40 INTERRUPT READER BCW READ/PUNCH BCW PUNCH BCW PRINTER BCW RESERVED FOR DS DA /// CT BA /// ст BA СТ FC* BA STC CR BA 64 60 70 74 78 70 BUFFER CONTROL WORDS MULTIPLEXER CHANNEL

*FC: Bits 4 5 6 7 0 0 0 1 Space one line 0 0 1 0 Space two lines 1 X X X Paper Loop Control

INSTRUCTIONS

TYPE	MNEMONIC	FUNCTION	HEXADECIMAL OPERATION CODE	FORMA
Arithmetic	AH	ADD HALF-WORD	AA	RX
	Al	ADD IMMEDIATE	A6	SI
	AP	ADD (PACKED) DECIMAL	FA	\$\$2
	DP	DIVIDE (PACKED) DECIMAL	FD	\$\$2
	MP	MULTIPLY (PACKED) DECIMAL	FC	SS2
	SH	SUBTRACT HALF-WORD	AB	RX
	SP	SUBTRACT (PACKED) DECIMAL	FB	\$\$2
	ZAP	ZERO ADD (PACKED) DECIMAL	F8	SS2
Branch	BAL	BRANCH AND LINK	45	RX
	BC	BRANCH ON CONDITION	47	RX
Comparison	СН	COMPARE HALF-WORD	49	RX
	CLC	COMPARE LOGICAL CHARACTER	D5	SS1
	CLI	COMPARE LOGICAL IMMEDIATE	95	Si
	CP	COMPARE (PACKED) DECIMAL	F9	SS2
	TM	TEST UNDER MASK	91	SI
Data	ED	EDIT	DE	SS1
Manipulation	PACK	PACK	F2	S\$2
	TR	TRANSLATE	DC	SS1
	UNPK	UNPACK	F3	SS2
Data Transfer	LH	LOAD HALF-WORD	48	RX
	WAC	MOVE CHARACTERS	D2	SS1
	MVI	MOVE IMMEDIATE DATA	92	SI
	MVN	MOVE NUMERICS	D1	SS1
	MVO	MOVE WITH OFFSET	+ F1	S\$2
	STH	STORE HALF-WORD	40	RX
Display	HPR	HALT AND PROCEED	A9	SI
1/0	TIO	TEST I/O	A5	SI
	XIOF	EXECUTE I/O FUNCTION	A4	SI
Logical	NC	AND CHARACTERS	Đ4	SS1
	Ni	AND IMMEDIATE DATA	94	SI
	0C	OR CHARACTERS	D6	S\$1
	OI	OR IMMEDIATE DATA	96	SI
Supervisor	LPSC	LOAD PROGRAM STATE CONTROL	A8	SI
	SPSC	STORE PROGRAM STATE CONTROL	A0	SI
المشر	SRC	SUPERVISOR REQUEST	A1	SI

INSTRUCTION FORMATS

INSTRUCTION	SPECIFICATION	OPE	RAND
TYPE	TYPE	OP1	OP2
. RX	Complete	R1	,D2(B2)
Į	Relative address	R1	,tag
SI	Complete	D1(B1)	,12
	Relative address	symbol	,12
SS1	Complete	D1(L1,B1)	,D2(B2)
	Relative address	symbol(L1)	,tag
	Implied length	D1(,B1)	,D2(B2)
	Relative address and length	symbol	,tag
SS2	Complete	D1(L1,B1)	,D2(L2,B2
	Relative address	symbol(L1)	,tag(L2)
ļ	Implied length	D1(,B1)	,D2(,B2)
	Relative address and length	symbol	,tag

If the length is not specified in an implied operand, it is determined by the assembler. If the length is not specified but the address is specified, the assembler assumes a length of one.

ABBRIEVIATIONS

SYMBOL	MEANING
В1	The number of the general register that holds the base address of operand 1.
B2	The number of the general register that holds the base address of operand 2.
code	The mnemonic operation code of the instruction.
D1	The displacement from the base address of operand 1.
D2	The displacement from the base address of operand 2.
12	The immediate data used as operand 2 in SI format instructions.
1.1	The length of operand 1 as stated in source code.*
L2	The length of operand 2 as stated in source code.*
OP1	Operand 1.
OP2	Operand 2.
R1	The number of the general register that holds operand 1 in RX format instructions.
symbol	The expression or symbolic label used as operand 1 or the label of an instruction.
tag	The expression or symbolic label used as operand 2.

^{*} The length is coded as the true length of the operand, not the length less one as required by the object code.


The assembler makes the appropriate reduction by one when converting source code to object code.

INSTRUCTION LOGIC AND TIMING

HEXADECIMAL OPERATION CODE	MNEMONIC	LOGIC	TIMES (MICROSECONDS) ^①					
40	STH	(R1) → 0 P2	20.4					
45	BAL	Branch to OP2; store address at R1	18					
47	вс	if match → 12	15.6 if no branch 18 if branch					
48	LH	(OP2) → R1	20,4					
49	СН	(R1): (OP2)	20.4					
91	TM	(OP1): I2	16.8 if no match or match on zero 19.2 if partial or full match					
92	MVi	12 → 0P1	16.8					
. 94	NI.	(OP1) AND 12 → OP1	16.8					
95	CLI	(OP1):12	16.8					
96	01	(OP1) OG 12 → OP1	16.8					
A0	SPSC	PSC → OP1	24					
A1	SRC	OP2 → SRC	12					
A4	XIOF	initiate I/O operations	18 for integrated I/O units; variable for multiplexer					
A5	TIO	status → OP1	18 for integrated I/O units; variable for multiplexer					
A6	AI	(OP1) + 12 → OP1	19.2					
8A	LPSC	(OP1) → PSC	24 to load entire PSC word; 18 otherwise					
A9	HPR	Display OP1	14.4					
AA	AH	(R1) + (OP2) → R1	20.4					
AB	SH	(R1) - (OP2) → R1	20.4					
D1	MVN	(OP2) → OP1	16.8 + 8.4(N) ^②					
D2	MVC	(OP2) → OP1	16.8 + 8.4(N)					
D4	NC	(OP1) AND (OP2) → OP1	16.8 + 8.4(N)					
D5	CLC	(OP1): (OP2)	25.2 + 8.4(N _E) (3)					
D6	oc	(OP1) GE (OP2)→ OP1	16.8 + 8.4(N)					
DC DE	TR	translate (OP1) using (OP2) - OP1	16.8 + 14.4(N)					
F)	ED MVO	(0P2) → 0P1 (0P2) → 0P1	See ④					
F2	PACK	(OP2) → OP1 (OP2) → OP1	25.2 + 3.6(N ₂) + 6(N ₁)					
F3	UNPK	(OP2) → OP1	25.2 + 3.6(N ₂) + 4.8(N ₁) 21.6 + 7.2(N ₂) + 4.8(N ₁)					
F8	ZAP	0 → 0P1; (0P2) → 0P1	26.4 + 3.6(N ₂) + 4.8(N ₁)					
F9	CP	(OP1): (OP2)	26.4 + 3.6(N ₂) + 4.8(N ₁)					
FA	AP	(OP1) + (OP2) → OP1	26.4 + 3.6(N ₂) + 4.8(N ₁)					
FB	SP	(OP1) ~ (OP2) → OP1	26.4 + 3.6(N ₂) + 4.8(N ₁)					
FC	MP	(OP2) × (OP1) → OP1	See (4)					
FD	DP	(OP1) ÷ (OP2) → OP1	See (4)					

- ① Timing for all instructions assumes no indexing, Add 3.6 microseconds for each indexing operation. Timing is given for UNIVAC 9300 Systems; for UNIVAC 9200 Systems, multiply by two.
- $\ensuremath{\textcircled{2}}$ N, $\ensuremath{\mathbf{N}}_1$, and $\ensuremath{\mathbf{N}}_2$ equal the number of bytes specified in the length of the operand.
- 3 N_E equals the number of most significant bytes that will compare identically between OP1 and OP2 in the Compare Logical Character instruction.
- See UNIVAC 9200/9200 II/9300/9300 II Systems Card Assembler Programmers Reference, UP-4092 (current version); or UNIVAC 9200/9200 II/9300/9300 II Systems Tape/Disc Assembler Programmers Reference, UP-7508 (current version).

INSTRUCTION OBJECT CODE FORMATS



Using abbreviations described in the abbreviations chart, found elsewhere on this code card.

EXTENDED OPERATION CODES

(Not available with card assembler)

MNEMONIC	FUNCTION	HEXADECIMAL OPERATION CODE, R1	FORMAT
В	BRANCH	47 F	RX
NOP	NO OPERATION	47 O	RX
	USED AFTER COMPARISON IN	STRUCTIONS	
вн	BRANCH IF HIGH	47 2	RX
BL	BRANCH IF LOW	47 4	RX
BE	BRANCH IF EQUAL	47 8	RX
BNH	BRANCH IF NOT HIGH	47 D	RX
BNL	BRANCH IF NOT LOW	47 B	RX
BNE	BRANCH IF NOT EQUAL	47 7	RX
	USED AFTER TEST UNDER MA	SK INSTRUCTION	V S
В0	BRANCH IF ALL ONES	47 1	RX
BZ	BRANCH IF ALL ZEROS	47 8	RX
BM	BRANCH IF MIXED	47 4	RX
BNO	BRANCH IF NOT ALL ONES	47 E	RX
BNZ	BRANCH IF NOT ALL ZEROS	47 7	RX
BNM	BRANCH IF NOT MIXED	47 B	RX
	USED AFTER ARITHMETIC INS	TRUCTIONS	
во	BRANCH IF OVERFLOW	47 1	RX
BZ	BRANCH IF ZERO	47 8	RX
BM	BRANCH IF MINUS	47 4	RX
BP	BRANCH IF POSITIVE	47 2	RX
BNO	BRANCH IF NO OVERFLOW	47 E	RX
BNZ	BRANCH IF NOT ZERO	47 7	RX
BNM	BRANCH IF NOT MINUS	47 B	RX
BNP	BRANCH IF NOT POSITIVE	47 D	RX

CONDITION CODE SETTINGS

Instr.	Condition Codes/Conditions									
	0(00)	1(01)	2(10)	3 (11)						
SH (AB) AH (AA) AI (A6) AP (FA)	Result=Zero	Result = Neg.	Result Positive	Overflow						
SP(FB)	<u> </u>									
CH (49)	(R1)=(OP2)	(R ₁)<(OP ₂)	(R ₁) > (OP ₂)							
CLI (95)	(OP): I2	(OP1) I2	(OP) > 12							
CLC(D5)	(OP1)=(OP2)	(OP1) < (OP2)	(OP1) > (OP2)							
CP (F9)	(OP1)=(OP2)	(OP ₁) < (OP ₂)	(OP1) > (OP2)							
ZAP (F8)	(OP ₂) = #	(OP ₂) Neg.	(0P ₂) Pos.							
NI (94)	Result=Zero	Result≠Zero								
NC (D4)	1 1	1 1								
01 (96)										
OC (De)	1 1	<u> </u>]							
TM (91)	No match or mask = ∯	Partial match		Full match						
XIOF (A4)	Accepted	pted Status Pending Busy								
TIO (A5)	Available	Valid Status	Busy	Rejected						

BC INSTRUCTION

R1	TESTS
8	CC 0
4	CC 1
2	CC 2
1	CC 3
15	unconditional branch
0	skip

CHARACTER CODES

63-				
CHARACTER				
BAR GRAPHIC	EBCDIC	HEX	HOLLERITH	COMPRESSED
Α	11000001	Cl	12-1	00110001
В	11000010	C2	12-2	01010001
С	11000011	C3	12-3	00010001
D	11000100	C4	12-4	00100001
E	11000101	C5	12-5	01000001
F	11000110	C6	12-6	01110001
G	11000111	C7	12-7	01100001
н	11001000	C8	12-8	00001001
1	11001001	C9	129	10000001
j.	11010001	Dl	111	00110010
		1		
ĸ	11010010	D2	11-2	01010010
L	11010011	D3	11-3	00010010
M	11010100	D4	11-4	00100010
N	11010101	D5	11-5	01000010
0	11010110	D6	11-6	01110010
1				
Р	11010111	D7	11–7	01100010
Q	11011000	D8	11-8	00001010
Ř	11011001	D9	11-9	10000010
S	11100010	E2	0-2	01010100
т	11100010	E3	0-3	00010100
			-	
U	11100100	E4	04	00100100
v	11100101	E5	0-5	01000100
w	11100110	E6	0-6	01110100
×	11100111	E7	0-7	01100100
Y	11101000	E8	0-8	00001100
	11101000			33001105
z	11101001	E9	0-9	10000100
1	11110001	F1	1	00110000
2	11110010	F2	2	01010000
3	11110010	F3	3	00010000
4	11110100	F4	4	00100000
7	11110100		,	00100000
5	11110101	F5	5	01000000
6	11110110	F6	6	01110000
7	11110111	F7	7	01100000
8	11111000	F8	8	00001000
9	11111001	F9	9	10000000
9	11111001		9	1000000
0	11110000	F0	0	U0000100
b	01000000	40	b	00000000
8	01010000	50	12	0000001
<u> </u>	01100000	60	11	00000010
	01100001	61	0-1	00110100
		1		
e	01001010	4A	12-8-2	01011001
, i	01011010	5A	11-8-2	01011010
:	01111010	7A	8-2	01011000
	01001011	4B	12-8-3	00011001
s	01011011	5B	11-8-3	00011010
-				
	01101011	6B	0-8-3	00011100
	01111011	7B	8-3	00011000
	01001100	4C	12-8-4	00101001
*	01011100	5C	11-8-4	00101010
0,	01101100	6C	0-8-4	00101100
•		1		
*	01111100	7C	8-4	00101000
Ĩ.	01001101	4D	12-8-5	01001001
ì	01011101	5D	11-8-5	01001010
	01101101	6D	0-8-5	01001100
-	01111101	7D	8-5	01001000
	V********	1 .5		0.001000
+	01001110	4E	12-8-6	01111001
	01001110	4E 5E	12-6-6	01111010
;	01101110	6E :	0-8-6	0111100
	01111110	7E	0-8-6 8-6	0111100
	01001111	4F	12-8-7	01101001
- 1	01001111	45	12-0-1	01101001
٠, ا	01011111	5.5	11 0 7	01101010
	01011111 01101111	5F 6F	11-8-7	01101010 01101100
?	01101111	7F	0-8-7 8-7	01101100
	01111111	ا '' ا	0-/	01101000
		L	L 	

MANAGEMENT PEPE	EXPLICIT LENGTH	IMPLICIT LENGTH	TRUNCATION OR PADDING	VALUE PADDED	ALIGNMENT	CONSTANT FORM
	variable 1 - 256	maximum 256	on right side	blanks	none	character (EBCDIC)
x	variable 1 - 256	maximum 256	on left side	hexadecimal 0	none	hexadecimal digits
P*	variable 1 - 16	maximum 16	on left side	hexadecimal 0	поле	packed decimal
Z*	vasiable 1 - 16	maximum 16	on left side	EBCDIC 0	none	unpacked decimal
н*	variable 1 - 2	2	on left side	hexadecimal 0	half-word **	binary
Y	variable 1 - 2	2	on left side	hexadecimal 0	half-word**	binary address
5*	2	2	none	none	half-word**	base and displacement

SIGN CONVENTIONS

HEXADECIMAL DIGIT	EXADECIMAL DIGIT BINARY REPRESENTATION			
0 through 8 9 A B C D E	0000 through 1000 1001 1010 1011 1110 1101 1110 1111	POSITIVE NEGATIVE POSITIVE NEGATIVE NEGATIVE NEGATIVE POSITIVE POSITIVE POSITIVE		

*Alternate sign convention. OPERATING SYSTEM ADDRESS TABLE

LOCATION	CONTENTS
(Decimal)	
260-261	PU Table Base Address
262-263	LU Table Base Address
264-265	Exec Activity Sum
266-267	Display Subroutine Address
268-269	Boundary Table Base Address
270-271	Interrupt Table Base Address
272-273	SRC Table Base Address
274-275	Re-entry Routine Address
276-277	Keyin Table Base Address
278	Version Number
279	UPSI Byte
280-285	Date
289	Two times the channel number of an 8410 disc unit
291	Tweetimes the channel number of a magnetic tape unit
334-335	Address of 256-byte translation table used to translate cards in the control stream

LOGICAL UNIT TABLE FORMAT

LOGICAL		0						11]	
UNIT NUMBER*	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7]
00			Aiter	nate	LÜ	Tabl	e En	try			PU	Tabl	e Poi	nter			7
01	ator								1								1
02												٠.,					1
	Indi																4
	æ															*	1
	š								1								1
3F	L								I								⅃

*Hexadecimal Code

^{*} Not available with card assembler.
** Half-word alignment takes place only if implicit lengths are used.